jcs.org
qemu with hax to log dma reads & writes
jcs.org/2018/11/12/vfio
target/microblaze: monitor: Increase the number of registers reported
Increase the number of registers reported to match GDB.
Registers that aren't modeled are reported as 0.
Signed-off-by: Joe Komlodi <komlodi@xilinx.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Message-Id: <1589393329-223076-4-git-send-email-komlodi@xilinx.com>
Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
authored by
Joe Komlodi
and committed by
Edgar E. Iglesias
2ead1b18
201dd7d3
+14
-2
+14
-2
target/microblaze/translate.c
+14
-2
target/microblaze/translate.c
···
1789
1789
qemu_fprintf(f, "IN: PC=%" PRIx64 " %s\n",
1790
1790
env->sregs[SR_PC], lookup_symbol(env->sregs[SR_PC]));
1791
1791
qemu_fprintf(f, "rmsr=%" PRIx64 " resr=%" PRIx64 " rear=%" PRIx64 " "
1792
-
"debug=%x imm=%x iflags=%x fsr=%" PRIx64 "\n",
1792
+
"debug=%x imm=%x iflags=%x fsr=%" PRIx64 " "
1793
+
"rbtr=%" PRIx64 "\n",
1793
1794
env->sregs[SR_MSR], env->sregs[SR_ESR], env->sregs[SR_EAR],
1794
-
env->debug, env->imm, env->iflags, env->sregs[SR_FSR]);
1795
+
env->debug, env->imm, env->iflags, env->sregs[SR_FSR],
1796
+
env->sregs[SR_BTR]);
1795
1797
qemu_fprintf(f, "btaken=%d btarget=%" PRIx64 " mode=%s(saved=%s) "
1796
1798
"eip=%d ie=%d\n",
1797
1799
env->btaken, env->btarget,
···
1799
1801
(env->sregs[SR_MSR] & MSR_UMS) ? "user" : "kernel",
1800
1802
(bool)(env->sregs[SR_MSR] & MSR_EIP),
1801
1803
(bool)(env->sregs[SR_MSR] & MSR_IE));
1804
+
for (i = 0; i < 12; i++) {
1805
+
qemu_fprintf(f, "rpvr%2.2d=%8.8x ", i, env->pvr.regs[i]);
1806
+
if ((i + 1) % 4 == 0) {
1807
+
qemu_fprintf(f, "\n");
1808
+
}
1809
+
}
1802
1810
1811
+
/* Registers that aren't modeled are reported as 0 */
1812
+
qemu_fprintf(f, "redr=%" PRIx64 " rpid=0 rzpr=0 rtlbx=0 rtlbsx=0 "
1813
+
"rtlblo=0 rtlbhi=0\n", env->sregs[SR_EDR]);
1814
+
qemu_fprintf(f, "slr=%x shr=%x\n", env->slr, env->shr);
1803
1815
for (i = 0; i < 32; i++) {
1804
1816
qemu_fprintf(f, "r%2.2d=%8.8x ", i, env->regs[i]);
1805
1817
if ((i + 1) % 4 == 0)