jcs.org / qemu
qemu with hax to log dma reads & writes jcs.org/2018/11/12/vfio
fork atom

tcg/i386/tcg-target.opc.h: Add copyright/license

Add the copyright/license boilerplate for tcg/i386/tcg-target.opc.h.
This file has had only one commit, 770c2fc7bb70804a, by
a Linaro engineer.
The license is MIT, since that's what the rest of tcg/i386/ is.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20191025155848.17362-3-peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>

authored by

Peter Maydell and committed by
Richard Henderson 2029bf7e 97105f29

+25 -3
+25 -3
tcg/i386/tcg-target.opc.h
··· 1 - /* Target-specific opcodes for host vector expansion. These will be 2 - emitted by tcg_expand_vec_op. For those familiar with GCC internals, 3 - consider these to be UNSPEC with names. */ 1 + /* 2 + * Copyright (c) 2019 Linaro 3 + * 4 + * Permission is hereby granted, free of charge, to any person obtaining a copy 5 + * of this software and associated documentation files (the "Software"), to deal 6 + * in the Software without restriction, including without limitation the rights 7 + * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell 8 + * copies of the Software, and to permit persons to whom the Software is 9 + * furnished to do so, subject to the following conditions: 10 + * 11 + * The above copyright notice and this permission notice shall be included in 12 + * all copies or substantial portions of the Software. 13 + * 14 + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 15 + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 16 + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 17 + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER 18 + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, 19 + * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN 20 + * THE SOFTWARE. 21 + * 22 + * Target-specific opcodes for host vector expansion. These will be 23 + * emitted by tcg_expand_vec_op. For those familiar with GCC internals, 24 + * consider these to be UNSPEC with names. 25 + */ 4 26 5 27 DEF(x86_shufps_vec, 1, 2, 1, IMPLVEC) 6 28 DEF(x86_vpblendvb_vec, 1, 3, 0, IMPLVEC)