Add BCD to 7-segment decoder optimizer
Implements a multi-output logic synthesis solver that achieves 19 gate
inputs, beating the 23-input baseline by exploiting shared product terms
across the 7 segment outputs.
Features:
- Pure Python Quine-McCluskey with multi-output tagging
- MaxSAT optimization (PySAT RC2) for minimum-cost covering
- SAT-based exact synthesis for provably optimal circuits
- Export to Verilog, C code, and Boolean equations
- Result verification against truth tables
Co-Authored-By: Claude Opus 4.5 <noreply@anthropic.com>