qemu with hax to log dma reads & writes jcs.org/2018/11/12/vfio
at master 100 lines 2.6 kB view raw
1/* 2 * CPU core abstract device 3 * 4 * Copyright (C) 2016 Bharata B Rao <bharata@linux.vnet.ibm.com> 5 * 6 * This work is licensed under the terms of the GNU GPL, version 2 or later. 7 * See the COPYING file in the top-level directory. 8 */ 9 10#include "qemu/osdep.h" 11#include "hw/cpu/core.h" 12#include "qapi/visitor.h" 13#include "qemu/module.h" 14#include "qapi/error.h" 15#include "sysemu/cpus.h" 16#include "hw/boards.h" 17 18static void core_prop_get_core_id(Object *obj, Visitor *v, const char *name, 19 void *opaque, Error **errp) 20{ 21 CPUCore *core = CPU_CORE(obj); 22 int64_t value = core->core_id; 23 24 visit_type_int(v, name, &value, errp); 25} 26 27static void core_prop_set_core_id(Object *obj, Visitor *v, const char *name, 28 void *opaque, Error **errp) 29{ 30 CPUCore *core = CPU_CORE(obj); 31 int64_t value; 32 33 if (!visit_type_int(v, name, &value, errp)) { 34 return; 35 } 36 37 if (value < 0) { 38 error_setg(errp, "Invalid core id %"PRId64, value); 39 return; 40 } 41 42 core->core_id = value; 43} 44 45static void core_prop_get_nr_threads(Object *obj, Visitor *v, const char *name, 46 void *opaque, Error **errp) 47{ 48 CPUCore *core = CPU_CORE(obj); 49 int64_t value = core->nr_threads; 50 51 visit_type_int(v, name, &value, errp); 52} 53 54static void core_prop_set_nr_threads(Object *obj, Visitor *v, const char *name, 55 void *opaque, Error **errp) 56{ 57 CPUCore *core = CPU_CORE(obj); 58 int64_t value; 59 60 if (!visit_type_int(v, name, &value, errp)) { 61 return; 62 } 63 64 core->nr_threads = value; 65} 66 67static void cpu_core_instance_init(Object *obj) 68{ 69 MachineState *ms = MACHINE(qdev_get_machine()); 70 CPUCore *core = CPU_CORE(obj); 71 72 object_property_add(obj, "core-id", "int", core_prop_get_core_id, 73 core_prop_set_core_id, NULL, NULL); 74 object_property_add(obj, "nr-threads", "int", core_prop_get_nr_threads, 75 core_prop_set_nr_threads, NULL, NULL); 76 core->nr_threads = ms->smp.threads; 77} 78 79static void cpu_core_class_init(ObjectClass *oc, void *data) 80{ 81 DeviceClass *dc = DEVICE_CLASS(oc); 82 83 set_bit(DEVICE_CATEGORY_CPU, dc->categories); 84} 85 86static const TypeInfo cpu_core_type_info = { 87 .name = TYPE_CPU_CORE, 88 .parent = TYPE_DEVICE, 89 .abstract = true, 90 .class_init = cpu_core_class_init, 91 .instance_size = sizeof(CPUCore), 92 .instance_init = cpu_core_instance_init, 93}; 94 95static void cpu_core_register_types(void) 96{ 97 type_register_static(&cpu_core_type_info); 98} 99 100type_init(cpu_core_register_types)